HP 13255

TERMINAL DUPLEX REGISTER MODULE

Manual Part No. 13255-91031

REVISED

APR-14-78

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Terminal Duplex Register Module is a general purpose parallel input/output module for use in the HP 264XX DATA TERMINAL family. The interface has TTL levels (+5 volts and ground) for eight input data bits, eight output data bits, and eight input status bits. The module also has two command flip-flops (In and Out) for control of data flow. Jumper options allow the module to be configured in several ways for increased flexibility.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Terminal Duplex Register Module is contained in tables 1.0 through 6.4.

Table 1.0 Physical Parameters

| Part Number | Nomenclature | Size (L x W x D +/=0.100 Inche | |
|---------------------------|---|-------------------------------------|---|
| , | | | |
| ! | | 1 | 1 |
| , 12640 - 60031 | 8-Bit Duplex Register PCA | 1 12.9 x 4.0 x 0.5 | 0.38 |
| İ | | 1 | ! |
| ! | | ! | ! |
| | | 1 | 1 1 |
| , | | 1 | i |
| į | | į | j |
| l | | l | 1 |
| Į. | | ! | ! |
| | | | :==================================== |
| | *************************************** | | |
| | Number of Backplane Slots | Required: 1 | |
| | | | |

Table 2.0 Reliability and Environmental Information

| Environmental: (X) HP Class B () Other: Restrictions: Type tested at product level | := : | | = |
|--|------|--|---|
| | İ | | ı |
| | | i di tanàna mandri dia kaominina mpikambana ao amin'ny faritr'i Austra di Tanana ao amin'ny faritr'i Austra di | i |
| | 1 | Environmental: (X) HP Class B () Other: | i |
| | 1 | | ı |
| | | | i |
| | | Restrictions: Type tested at product level | ļ |
| | | | ı |
| | | | 1 |
| ===================================== | | | ١ |
| Failure Rate: 0.609 (percent per 1000 hours) | : | | l |
| Failure Rate: 0.609 (percent per 1000 hours) | | | Í |
| | 1 | Failure Rate: 0.609 (percent per 1000 hours) | ı |
| | 1 | | ĺ |

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

| #===================================== | ======================================= | | |
|--|---|---|---|
| +5 Volt Supply | +12 Volt Supply | - 12 Volt Supply | -42 Volt Supply |
| a 190 mA | l a mA | l a mA l | a) m.A. |
| | NOT APPLICABLE | I NOT APPLICABLE | NOT APPLICABLE |
| 115 vo | lts ac | | olts ac |
|) a | A | l ! ล | A ! |
| NOT AP | PLICABLE | I I NOT APP | PLICABLE |
| ! | | | |
| | Clock Frequency: | 4.915 MHz | |
| ************ | ======================================= | ======================================= | ======================================= |

Table 4.U Jumper Definitions

| Table 4.0 Jumper Vering Crons | | | | |
|-------------------------------|--|---|--|--|
| 1 | Fund | tion | | |
| PCA Designation | Jn . | Out | | |
| | ==================================== | | | |
| w1 - (U13) | [| | | |
| Jumper A | TK Input termination | No Effect } I } One in } and | | |
| 3 | 1K Input termination connected to +5V | } One out No Effect } | | |
| c c | Set Out FF on OUTPUT = Low | No Effect | | |
| 0 | Not Used Not Used | Not Used | | |
| E | | Module ADDR4 = 1 | | |
| F | | Module ADDR9 = 1 | | |
| G G | Module ADDR10 = 0 | Module ADDR10 = 1 | | |
| 1 1 H | I Module ADDR11 = 0 | | | |
| * | | ' ==================================== | | |

Table 4.0 Jumper Definitions (Cont'd.)

| PCA I- | Fu | nction |
|----------------|--|---|
| Designation 1 | In | Out |
| 1 | | |
| W2 - (U15) | | |
| Jumper J | Low on DEVICE IN Resets In FF | High on DEVICE IN Resets In FF |
| K | Low on DEVICE OUT Resets Out FF | High on DEVICE OUT Resets Out FF |
| L 1 | COMMAND IN is high when In FF is set | COMMAND IN is low when In FF is set |
| M | COMMAND OUT is high when Out FF is set | COMMAND OUT is low when Out FF is set |
| N | OUTPUT ENABLE is high when Out FF is set | OUTPUT ENABLE always high |
| P | Selects negative 1 microsecond pulse | } } |
| Q | Selects positive 1 microsecond pulse | Selects only one. Othersmust be out. Signal goesout at P2, Pin S. |
| R | Selects +5 volts on | 1) |

5.0 Connector Information

| | | ======================================= |
|---------------------------------------|------------|---|
| Connector | I Signal | Signal |
| I and Pin No. | Name | Description 1 |
| =========== | | |
| P1, Pin 1 | 1 +5V | +5 Valt Power Supply |
| | 1 | |
| -2 | 1 | Not used |
| 1 | 1 | |
| 1 -3 | I SYS CLK | 4.915 MHz System Clock |
| 1 | 1 | |
| 1 -4 | Į. | Not used |
| 1 | 4.0.0.0 | 1 November 7 and Address Dit O |
| -5 | ADDRO | Negative True, Address Bit 0 |
| | I ADDR1 | Negative True, Address Bit 1 |
| -6 | I ADDKI | i negative true Aboress bit i |
| -7 | I ADDR2 | Negative True, Address Bit 2 |
| ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' | I | 1 |
| -8 | i | I Not used |
| 1 | · | 1 |
| j - 9 | I ADDR4 | Negative True, Address Bit 4 |
| İ | 1 | 1 |
| -10 | F 1 | 1) |
| 1 | 1 | 1) |
| 1 -11 | 1 | |
| 1 | 1 | 1) Not used |
| -12 | i j | 1) |
| 1 | | 1) |
| -13 | 1 | |
| -14 | ADDR9 | Negative True, Address Bit 9 |
| -,4 | 1 | The day to the track was as a second |
| -15 | ADDR10 | Negative True, Address Rit 10 |
| 1 | 1 | |
| i -16 | ADDR11 | Negative True, Address Bit 11 |
| i | 1 | 1 |
| -17 | ' | 1) |
| | 1 | 1) |
| -18 | 3 | 1) |
| 1400 | 1 | Not used |
| -19 | ? [| 1) |
| | | |
| ~2 € |) | |
| -21 | I/0 | Negative True, Input Output/Memory |
| 1 -21 | 1 | I requerve frues impac outputs memory |
| -28 | P GND | Ground Common Return (Power and Signal) |
| • | | |
| | | |

Table 5.0 Connector Information (Cont'd.)

| Connector and Pin No. | Signal Name | Signal Description |
|----------------------------|----------------|---|
| P1, Pin A | GND | : ==================================== |
| -8 | | } } Not used |
| -c | | |
| - D | PWR ON | System Power On |
| - E. | 8080 | Negative True, Data Bus Bit 0 |
| - F | BUS1 | Negative True, Data Bus Bit 1 |
| -н İ | 8085 | Negative True, Data Bus Bit 2 |
| -J j | BU\$3 | Negative True, Data Bus Bit 3 |
| -K | BUS4 | Negative True, Data Bus Bit 4 |
| - L Ì | BUS 5 | Negative True, Data Bus Bit 5 |
| - M | BUS 6 | Negative True, Data Bus Bit 6 |
| -N | BUS7 | Negative True, Data Bus Bit 7 |
| -P | WRITE | Negative True, Write/Read Type Cycle |
| -R | | |
| -s | | |
| -т і | PRIOR IN | Bus Controller Priority In |
| - u | PRIOR OUT | Bus Controller Priority Out |
| -v i | | |
| -w | | Not used |
| -x | | |
| -Y | REQ | Negative True, Request (Bus Data Currently Valid) |
| - Z | | Not used |

Table 5.1 Connector Information

| Connector | Signal | Signal |
|------------------|----------------------|--|
| and Pin No. | l Name l | nescription |
| P2, Pin 1 | COMMAND IN | In Flip-Flop (Polarity selected by Jumper L) |
| - 2 | DEVICE IN | In Flip-Flop Peset (Polarity selected by Jumper J) |
| - 3 | DATA OUT 7 | Negative True, Data Out Register Bit 7 |
| 4 | I DATA OUT 6 | |
| - 5 | DATA OUT 5 | |
| - 6 | DATA OUT 4 | |
| - 7 | I DATA OUT 3 | |
| - 8 | DATA OUT 2 | |
| - 9 | DATA OUT 1 | |
| -10 | DATA OUT () | |
| -11 | STATUS 6 | Status Bit 6 |
| -12 | STATUS 4 | |
| -13 | STATUS 2 | Status Bit 2 |
| -14 | STATUS O | Negative True, Status Bit () |
| -15 | GROUND | Ground |

Table 5.1 Connector Information (Cont'd.)

| ======================================= | | |
|---|--|---|
| Connector | l Signal | Signal |
| l and Pin No. | Name | Description |
| | ====================================== | · |
| P2, Pin A | COMMAND OUT | Out Flip-Flop (Polarity selected by |
| 1 | 1 | Jumper m) |
| - B | DEVICE OUT | Out Flip-flop Reset (Polarity selected by Jumper K) |
| - c | DATA IN 7 | Regative True, Data In Register 7 |
| D | DATA IN 6 | |
| • E | DATA IN 5 | Negative True, Data In Register 5 |
| •• F | DATA IN 4 | |
| H | DATA IN 3 | |
| J | DATA IN 2 | |
| K | DATA IN 1 | |
| L | DATA IN O | |
| - M | STATUS 7 | Status Bit 7 |
| N | I STATUS 5 | |
| P | STATUS 3 | Status Bit 3 |
| R | STATUS 1 | Negative True, Status Bit 1 |
| - S | STROBE ==================================== | Pulse or +5 Volts (Selectable by Jumpers) |

Table 6.0 Module Bus Pin Assignments

| | | *********** | ======= | |
|--|---------------------|---------------------------|---------|---|
| Poll Bit: Not Applicable | Function | | 1 | l Bus I |
| Poll Bit: Not Applicable | Performed: Output D | ata | I Value | Signal |
| Poll Bit: Not Applicable X | | | ====== | ======= |
| Module Address: (ADR 11,10,9,4) = (HGFE) | | | l X | ADDR 15 I |
| Module Address: (ADDR 11,10,0,4) = (H6FE) | Poll Bit: Not Appli | cable | l x | I ADDR 14 I |
| Address determined by Jumper H, G, F, and E G ADDR 11 | | | Į X | ADDR 13 |
| Jumpers H, G, F, and E | Module Address: (AD | DR 11,10,9,4) = (HGFE) | l X | I ADDR 12 1 |
| F | Add | ress determined by | I H | ADDR 11 |
| Function Specifier: Not Applicable X AbpR 8 X AbpR 6 X AbpR 6 X AbpR 6 X AbpR 6 X AbpR 6 X AbpR 6 X AbpR 5 X AbpR 5 X AbpR 5 X AbpR 5 X AbpR 5 X AbpR 4 X AbpR 3 X AbpR 3 X AbpR 3 X AbpR 3 X AbpR 3 X AbpR 3 X AbpR 3 X AbpR 3 X AbpR 2 X AbpR 2 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X AbpR 1 X AbpR 2 X Abp | | | l G | I ADDR 10 I |
| Function Specifier: Not Applicable X ADDR 7 X ADDR 6 X ADDR 6 X ADDR 6 X ADDR 6 | Jum | per Out = 1 Jumoer In = U | l F | I ADDR 9 I |
| X | | | l X | I ADDR 8 I |
| Data Bus Bit Interpretation: (Note: These signals are negative true on the P2 interface.) X | Function Specifier: | Not Applicable | l X | I ADDR 7 I |
| Data Bus Bit Interpretation: (Note: These signals are negative true on the P2 interface.) X | | | l X | |
| are negative true on the P2 interface.) X | | | I X | I ADDR 5 I |
| X | | | I E | I ADDR 4 I |
| X | are negative tr | ue on the P2 interface.) | l X | I ADDR 3 I |
| X | | | I X | I ADDR 2 I |
| | | | l X | I AÐDR 1 I |
| B7 | 97 Output Data Bi | t 7 | l X | I ADDR U I |
| B6 | | | • | ====================================== |
| B5 | | | l 87 | |
| 84 8US 4 83 8US 3 82 8US 2 82 8US 2 81 80 80 80 | | | , | • |
| B3 | 86 Output Data Bi | t 6 | | |
| | | | • | |
| B1 | | | | |
| 80 | | | | |
| B4 Output Data Bit 4 | B5 Output Data Bi | t 5 | | |
| B4 Output Data Bit 4 B5 Output Data Bit 4 B7 Output Data Bit 3 B2 Output Data Bit 2 B1 Output Data Bit 1 | | | • | • |
| B4 Output Data Bit 4 10=Logical O=Bus High X=Don't Care =================================== | | | • | 1 |
| B3 Output Data Bit 3 B2 Output Data Bit 2 B1 Output Data Bit 1 | | | | |
| B3 Output Data Rit 3 B2 Output Data Bit 2 B1 Output Data Rit 1 | 84 Output Data 61 | t 4 | | |
| B3 Output Data Bit 3 B2 Output Data Bit 2 B1 Output Data Bit 1 | | | | · |
| B2 Output Data Bit 2 | | | ======= | ========= |
| B2 Output Data Bit 2 | | . 7 | | ! |
| B1 Output Data Rit 1 | 83 Output Data 81 | t 3 | | ! |
| B1 Output Data Rit 1 | | | | ! |
| B1 Output Data Rit 1 | | | | ! |
| B1 Output Data Rit 1 | D2 0 D0 D0 | . 3 | | ! |
| | B2 Output vata 61 | τ ε | | <u>'</u> |
| | | | | ' |
| | | | | l I |
| | P1 Output Data Pi | + 1 | | ' |
| BO Output Data Bit O | or output vata hi | , , | | , |
| 80 Output Data Bit O | | | | |
| 80 Output Data Bit O | | | | |
| | BO Output Data Pi | + 0 | | |
| | SU VULDUL VALA 63 | | | , |
| | | | ======= | , ==================================== |

Table 6.1 Module Bus Pin Assignments

| Function Performed: Input Status | Bus Value Signal |
|---|---|
| | ====== ======= |
| | X I ADDR 1 |
| Poll Bit: Not Applicable | I X I ADDR 1 |
| | I X I ADDR 1 |
| Module Address: $(ADDR 11,10,9,4) = (HGFE)$ | I X I ADDR 1 |
| Address determined by | I H I ADDR 1 |
| Jumpers H. G. F. and E | I G I ADDR 1 |
| | |
| | 1 X I ADDR |
| Function Specifier: ADDR $0 = 0$ | I X I ADDR |
| ADDR 1 = 0 | I X I ADDR |
| ADDR 2 = 0 | I X I ADDR |
| | I E I ADDR |
| | I X I ADDR |
| Data Bus Bit Interpretation: | I O I ADDR |
| | I O I ADDR |
| | I O I ADDR |
| B7 Input Status Bit 7 | ====== ======== |
| | 1 B7 1 BUS 7 |
| | B6 BUS 6 |
| | 1 B5 1 BUS 5 |
| B6 Input Status Bit 6 | B4 BUS 4 |
| | B3 BUS 3 |
| | B2 BU\$ 2 |
| | B1 BUS 1 |
| B5 Input Status Bit 5 | 80 EUS 0 |
| | ====================================== |
| | 1=Logical 1=Bus L |
| | 10=Logical 0=Bus H |
| B4 Input Status Bit 4 | X=Don't Care |
| | ======================================= |
| | |
| B3 Input Status Bit 3 | |
| | |
| | |
| B2 Input Status Bit 2 | |
| | |
| B1 Input Status Bit 1 } | |
| NOTE: These st | ignals are |
| | true on |
| | interface. |
| 80 Input Status Bit 0) | |
| The tribute actions with a S | |

Table 6-2 Module Bus Pin Assignments

| ======================================= | | |
|---|------------|---|
| Function | 1 | l Bus l |
| Performed: Input Data | I Value | l Signal I |
| | ====== | ======== |
| | X | ADDR 15 |
| Poll Bit: Not Applicable | 1 X | I ADDR 14 I |
| | i x | ADDR 13 |
| Module Address: (ADDR 11,10,9,4) = (HGFE) | i x | ADDR 12 |
| Address determined by | i ĥ | ADDR 11 I |
| Jumpers He Ge Fe and E | i G | ADDR 10 |
| Jumper Out = 1 Jumper In = 0 | l F | ADDR 10 1 |
| Jumper Out - 1 Jumper In - 0 | X | · · |
| Function Constitues ADDD C = 4 | • | ADDR 8 |
| Function Specifier: ADDR () = 1 | ! X | ADDR 7 |
| ADDR 1 = 0 | l x | ADDR 6 |
| ADDR 2 = 1) | I X | ADDR 5 |
| | l E | ADDR 4 |
| | l X | ADDR 3 |
| Data Bus Bit Interpretation: (Note: These signals | 0 1 | ADDR 2 |
| are negative true on the P2 interface.) | 1 0 | ADDR 1 |
| | 1 | ADDR () |
| B7 Input Data Bit 7 | -===== | ======== |
| | 87 | BUS 7 |
| | 86 | BUS 6 |
| | 85 | BUS 5 |
| 86 Input Data Bit 6 | 83 84 | BUS 4 |
| ac Imput vata ert c | | • |
| | 1 83 | Bus 3 |
| | B2 | BUS 2 |
| | B1 | BUS 1 |
| B5 Input Data Bit 5 | l 80 | BUS 0 |
| | ======= | ======================================= |
| | 1≃Logica | al 1=Bus Low I |
| | lu=Logica | at 0=Bus Highl |
| | X≔Don't | |
| | • | ======== |
| | | i |
| | | i I |
| B3 Input Data Bit 3 | | ; |
| input byta ort 3 | | 1 |
| | | |
| | | |
| 0.2 | | 1 |
| 82 Input Data Bit 2 | | ! |
| | | 1 |
| | | 1 |
| | | 1 |
| B1 Input Data Bit 1 | | 1 |
| | | 1 |
| | | i |
| | | i |
| 80 Input Data Bit 0 | | i |
| | | İ |
| | | |

Table 6.3 Module Bus Pin Assignments

| | ======= | |
|--|-----------------|---|
| Function | 1 | Bus I |
| Performed: Read Settings of Command Flip-Flops | l Value | Signal |
| | ====== | ======== |
| | l x | ADDR 15 I |
| i e e e e e e e e e e e e e e e e e e e | i x | I ADDR 14 I |
| i | i x | I ADDR 13 I |
| Poll Bit: Not Applicable | i x | I ADDR 12 I |
| | Î Ĥ | I ADOR 11 I |
| Module Address: (ADDR 11,10,9,4) = (HGFE) | i G | ADDR 10 I |
| Address determined by | İ | ADDR 9 |
| Jumpers H. G. F. and E | i x | I ADDR 8 I |
| | i â | ADDR 7 |
| dunger out - 1 dunger in - 0 | i â | ADDR 6 I |
| Function Specifier: ADDR 0 = 1 | i x | ADDR 5 |
| ADDR 1 = 1 | I X | I ADDR 4 |
| ADDR 2 = 0 | i E | |
| AUDR 2 - V | | |
| 1 Data Due Dit Internations | 0 1 | ADDR 2 I |
| Data Rus Bit Interpretation: | ! ! | ADDR 1 |
| 1 07 You Flight Floor (0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 | 1 | ADDR C |
| B7 In Flip-Flop (U = Reset, 1 = Set) | ====== | ======== |
| | | Bus 7 |
| | 1 в6 | BUS 6 |
| | ! в5 | I BUS 5 |
| B6 Always () | 1 84 | BUS 4 |
| | , | I BUS 3 I |
| | B2 | I RIIS 5 |
| | 1 81 | 808 1 |
| B5 Always O | l BO | Bus () |
| | 1 | ======================================= |
| | | al 1=Bus Low i |
| | | al U=Bus High∣ |
| 1 B4 Always 0 | X=Don't | Care |
| | ======= | ======================================= |
| | | ٦ |
| | | |
| 1 B3 Always () | | 1 |
| · · | | |
| | | : |
| | | į |
| 1 B2 Always 0 | | |
| | | |
| | | |
| | | - × |
| B1 Always 0 | | 1 |
| | | |
| | | ž. |
| 1 | | 1 |
| 80 Out Flip-Flop (0 = Reset, 1 = Set) | | ii 2 |
| | | 1 |
| ======================================= | ======= | |

Table 6.4 Module Bus Pin Assignments

| === | ===== | ==== | ===== | | | | |
|-----|-------|------|----------|----------|---------------------------|-------------|----------------|
| 1 | Funct | tion | Se | et/Reset | Command Flip-Flops | | Bus |
| 1 | Perf | orme | d: () | Input Op | eration) | l Value | l Signal I |
| ĺ | | | | | | ======= | ======== |
| i | | | | | | l X | ADDR 15 |
| İ | Poll | 8it | : Not | Applic | able | 1 X | ADDR 14 |
| İ | | | | | | X | ADDR 13 |
| İ | Modul | le A | ddress | : (ADD | R = 11,10,9,4) = (HGFE) | l X | ADDR 12 |
| 1 | | | | Ada | ress determined by | l H | ADDR 11 |
| į | | | | Jum | pers H, G, F, and E | l G | ADDR 10 |
| 1 | | | | Jum | per Out = 1 Jumper In = 0 | l F | ADDR 9 |
| ! | | | | | | l X | ADDR 8 1 |
| 1 | Funct | tion | Speci | ifier: | | l X | I ADDR 7 |
| 1 | | | | | | j X | ADDR 6 |
| 1 | , | 42 | A 1 | ΑO | | l X | ADDR 5 |
| | = = | === | ==== | ==== | |) E | ADDR 4 |
| ļ | | 0 | 1 | 0 | Output Pulse | X | ADDR 3 1 |
| 1 | | 1 | n | Ŋ | Reset Out flip-flop | 1 42 | ADDR 2 |
| 1 | | 1 | O | 1 | Reset In flip-flop | A1 | ADDR 1 I |
| 1 | | 1 | 1 | 0 | Set Out flip-flop | A() | ADDR O |
| 1 | | 1 | 1 | 1 | Set In flip-flop | · · | ======== |
| 1 | | | | | | 1 87 | l eus 7 |
| 1 | | | | | | 1 86 | BUS 6 |
| 1 | (| Data | Pus F | 3it Inte | rpretation: | l B5 | BUS 5 |
| 1 | | | | | | 1 84 | 1 8US 4 1 |
| - | 87 | ΑL | ways (|) | | 1 83 | 1 BUS 3 1 |
| 1 | | | | | | B2 | 1 6US 2 1 |
| | | | _ | | | B1 | BUS 1 |
| ! | 86 | ΑL | ways (| .) | | i BO | 1 BUS 0 |
| ! | | | | | | ======: | * |
| ! | | | | | | | at 1=Bus Low |
| ! | 85 | At | ways (|) | | _ | ldriH aug=0 le |
| ! | | | | | | X=Don't | |
| 1 | 84 | | | - | | ======== | |
| 1 | 54 | Αţ | ways (| J | | | |
| ! | | | | | | | , |
| 1 | 83 | A 1 | ways (| 3 | | | |
| 1 | nJ | ٨ (| жауз ч | , | | | ; |
| i | | | | | | | |
| i | 82 | Αı | ways (| 1 | | | i |
| i | | , | . | | | | i |
| i | | | | | | | i |
| j | ช1 | ΑL | ways (|) | | | i |
| i | | • | | - | | | i |
| İ | | | | | | | i |
| Ì | 80 | Αţ | ways (|) | | | İ |
| 1 | | | | | | | i i |
| === | ===== | ==== | ===== | | | =========== | ========== |

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), and parts lists (02640-60031) located in the appendix.

The Terminal Duplex Register Module is very flexible and with jumper selection can provide many functions. The module can perform output only, input only, or input/output. It can be confidured for either positive or negative logic (with processor inversion of data). If a minimum amount of status is needed, the status lines can be used for data input if desired. If DATA OUT and DATA IN lines are tied together, a bidirectional bus can be implemented. The Terminal Duplex Register Module consists of bus decoder logic, an address comparator, control logic, an output register, an input register and status, and a strobe generator.

- 3.1 BUS DECODER LOGIC.
- 3.1.1 The bus decoder logic receives the bus control inputs and the module address compare input and creates the internal signals which control the functions of the module. This logic decodes one output command (OUTPUT) and eight input commands or functions.
- The bus decoder logic decodes bus control inputs I/O, WRITE, REQ, bus address information (ADDR2, ADDR1, and ADDR0), and the module address equal (ADDR=) signal from the address comparator block. In addition, it generates internal control signals OUTPUT, INPUT STATUS, INPUT DATA, and various control functions (STROBE TRIGGER, the set and reset commands of the flip-flops, and read Command F-F Status).
- 3.1.2.1 Two 4-input NAND gates (U35) decode the bus signals, thus determining the direction of data flow. The OUTPUT (U35, Pin 8) signal clocks data from PUSO through BUS7 into the output register (U18 and U28) on the positive edge of the pulse. If Jumper C is in, the OUTPUT signal also sets the Out flip-flop at U26, Pin 4. The INPUT signal at U35, Pin 6 enables the 1-of-8 decoder (U34) to determine which input function will be active.

- 3.1.2.2 If INPUT is low, ADDR2, ADDR1, and ADDRO determine which command is decoded. INPUT DATA (U34, Pin 9), INPUT STATUS (U34, Pin 7), and CMD FF STATUS (U34, Pin 11) are inverted and control open-collector buffers which gate the information onto the terminal bus. The other input commands STROBE TRIGGER (Pin 10), RESET OUT FF (Pin 12), RESET IN FF (Pin 13), SET OUT FF (Pin 14), and SET IN FF (Pin 15), gate no information to the bus, and therefore, a byte of all "O" 's will be input.
- 3.2 ADDRESS COMPARATOR.
- 3.2.1 The address comparator determines if ADDR11, ADDR10, ADDR9, and ADDR4 on the data bus match the module address selected by four jumpers on the module. The Address Equal (ADDR=) signal from the address comparator enables the bus decoder logic to select the input/output commands for the Terminal Duplex Register Module.
- Four open-collector exclusive OR gates (U14) act as the comparator for ADDR11, ADDR10, ADDR9, and ADDR4. If an address compare exists, ADDR= will be true (high) at U14, Pins 3, 6, 8, and 11. ADDR= is combined with WRITE, I/O, and REQ to enable module commands. Module Jumpers E, F, G, and H control the module address configuration for ADDR4, ADDR9, ADDR10, ADDR11 respectively. A jumper in represents a logic O for that module address bit. (Refer to the jumper summary in table 4.0.)
- 3.3 CONTROL LOGIC.
- 3.3.1 The control logic consists of two command flip-flops (In and Out), gates which control set and resetting of these flip-flops, and gates which select logic polarities for control.
- 3.3.2 The In flip-flop and Out flip-flop are used to control the flow of data between the Terminal Duplex Register Module and the device it is controlling. Each flip-flop can be set and reset by the bus commands and can also be reset by the controlled device. The two command flip-flops are controlled separately allowing simultaneous input and output operations.

- 3.3.2.1 The In flip-flop (U26, Pin 9) is associated with the input register. The J-K flip-flop is reset by PWR ON (U24, Pin 6) and can be set/reset by input commands, or reset by DEVICE IN (P2, Pin 2). Jumper J on the module selects whether a high (jumper out) or low (jumper in) at P2, Pin 2 resets the In flip-flop with the K input at U26, Pin 12. Jumper L selects the logic polarity of COMMAND IN (P2, Pin 1). If Jumper L is in, then COMMAND IN will be high when the In flip-flop is set. If Jumper L is out, then COMMAND IN will be low when the In flip-flop is set. The In flip-flop is used to clock data (DATA IN CLK) into the input register (U18 and U28) when it makes a transition from on to off.
- 3.3.2.2 The Out flip-flop (U26, Pin 5) is associated with the output register. The J-K flip-flop is reset by PWR ON and can be set/reset by input com-

mands, reset by DEVICE OUT (P2, Pin B), or set with an OUTPUT command if Jumper C is in. Jumper K on the module selects whether a high (jumper out) or low (jumper in) at P2, Pin B resets the Out flip-flop with the K input at U26, Pin 2. Jumper M selects the logic polarity of COMMAND OUT (P2, Pin A). If Jumper M is in then COMMAND OUT will be high when the Out flip-flop is set. If Jumper M is out, then COMMAND OUT will be low when the Out flip-flop is set. If Jumper N is in, the Out flip-flop controls the output register buffers allowing a bidirectional open-collector bus.

3.3.2.3 One of the input commands, CMD FF STATUS (U34, Pin 11) enables the In and Out flip-flops to be read as status. Open-collector buffers (U25,

Pins 3 and 11) gate the In flip-flop to BUS7 and the Out flip-flop to BUS0 when a CMD FF STATUS command is decoded by the bus decoder logic.

- 3.4 OUTPUT REGISTER.
- 3.4.1 The output register consists of two 4-bit D flip-flops (U18 and U28). The output data comes from the data bus and is clocked into the output register when an output command is decoded.
- 3.4.2 The output register receives an 8-bit byte from the bus and sends it out on the interface through open-collector buffers (U19 and U29). The Data Out signals are negative true and the buffers can be optionally controlled by the Out flip-flop allowing a bidirectional input/output bus configuration.

- 3.4.2.1 The two 4-bit D flip-flop registers are clocked on the positive edge of DATA OUT CLOCK at U36, Pin 2. They take the negative true signals from the terminal bus (BUSO through BUS7) and invert them by using the complemented output of the D flip-flops. This preserves positive logic
- 3.4.2.2 The open-collector buffers each have a pull-up resistor of 1K to +5 volts. Each buffer is capable of sinking 24 milliampers at 0.5 volts (low) or sourcing 2 milliamperes at +3 volts (high). The buffers can be controlled by the Out flip-flop if Jumper N is in.

on the PCA. The registers are all reset to "1" at power on.

- 3.5 INPUT REGISTER AND STATUS.
- 3.5.1 The input register latches eight data bits (DATA IN 0 to DATA IN 7 from the P2 connector. Each input bit has a pull-up resistor which can be biased by a jumper to either +5 volts or ground. The status bits are not latched and are available by an input command.
- 3.5.2 The input register (U39 and U49) and the Status In signals are the two input methods. Data In signals are clocked into the registers by an on-to-off transition of the In flip-flop and may be read thereafter by an Input Data command (see table 6.2). The status is not latched and is read directly to the bus.
- The input register is made up of two 4-bit D flip-flops. Data is clocked into the input register by a positive edge on the DATA IN CLK, which is the complemented output of the In flip-flop. Inputs from the interface connector (P2) go directly to the D flip-flops. Each input has a 1K pull-up resistor, which can be connected to +5 volts (Jumper B in) or ground (Jumper A in). Jumpers A and B cannot be in simultaneously, otherwise a short from +5 volts to oround will exist. This feature allows a bias of less than +5 volts to be placed on the input lines if a resistor divider or Zener diode is used in Jumper A and B locations. The outputs of the D flip-flop register go to open-collector buffers (U38 and U48) which are enabled by the INPUT DATA command at U36, Pin 4.
- 3.5.2.2 The eight status input bits go directly to bus driving buffers (U58 and U59) which are enabled by INPUT STATUS at U36, Pin 6. Bits 1 and U go through Schmitt gates (U37, Pins 8 and 11) which invert the status popularity. Each status input bit has a 1K pull-up to +5 volts.

- 3.6 STROBE GENERATOR.
- 3.6.1 The strobe generator provides a 1-microsecond output pulse when triggered. This signal can be used to clock output or input data as necessary, or can be used as an interface clear function.
- 3.6.2 The pulse can be selected to be either negative or positive by Jumpers P and Q. If a pulse is not needed, another jumper allows +5 volts to be connected to the pulse output pin (to supply power or indicate power on).
- 3.6.2.1 The strobe is generated by a one-shot (monostable) function (U23) which is triggered by the negative edge of STROBE TRIGGER at U34, Pin 10. Two output buffers (U17, Pin 3 and 6) are connected to the outputs of the one-shot. Insertion of Jumper P or Jumper Q causes the PCA to provide a negative or a positive pulse, respectively.
- 3.6.2.2 If a one-shot function is not needed STROBE can be iumpered to +5 volts with Jumper R. Only one of the Jumpers P, Q, or R can be in at one time, otherwise damage to the PCA may occur. The +5 volts can be used for a power on indicator at P2, Pin S.





Figure 1
Terminal Duplex Redister Block Diagram
APR-14-78
13255-91031

Replaceable Parts

| Reference Designation | HP Part Number | Qty | Description | Mfr Code | Mfr Part Number |
|---------------------------------|---|--------------|---|--|--|
| | U2 64 0-60031 | 1 | TERMINAL OUPLEX REGISTER ASSEMBLY UATE COOE: A-1448-22 REVISION OATE: U4-15-76 | 28480 | 02640-ი0031 |
| 6.1 6.2 6.4 6.5 | 0160-0393 0160-2204 0160-2055 0160-2055 0160-2055 | 1 1 10 | CAPACTIOR-FXO 39UF+-10% 10VDC TA CAPACTIOR-FXO 100PF +-5% 300WVCC MICA CAPACTIOR-FXO .01UF +80-20% 10CWVDC CER CAPACTIOR-FXO .01UF +80-20% 10CWVDC CER CAPACTIOR-FXO .01UF +80-20% 10CWVDC CER | 56289 2848D 28480 28480 28480 | 1500396X901082 0160-2204 0160-2055 0160-2055 0160-2055 |
| 66 67 68 69 610 | 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 | | CAPACITOR-FXO .UIUF +80-20% LUCWVDC CER CAPACITOR-FXO .01UF +80-20% 100WVDC CER CAPACITOR-FXO .01UF +80-20% 100WVDC CER CAPACITOR-FXO .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER | 28480 28480 28480 28480 28480 | 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 |
| C14 C12 | U160−2 055 0 160−2 055 | | CAPACITOR-FXD .UIUF +80-20% 10CWVDC CER CAPACITOR-FXD .OIUF +80-20% 10CWVDC CER | 28480 28480 | 01602055 01602055 |
| Ł1 | 0360-0124 | ı | TERMINAL-STUD SGL-PIN PRESS-MTG | 28480 | 0360-0124 |
| K1 K2 K3 K4 K5 | 1810-0125 1810-0125 1810-0121 1810-0121 1810-0121 | 4 | NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 9-PIN-SIP .15-PIN-SPCG | 11236 11236 28480 28480 28480 | 750 750 1810-0121 1810-0121 1810-0121 |
| R6 R7 | 1810-0121 0663-2235 | 1 | NEIWORK-RES 9-PIN-SIP .15-PIN-SPCG RESISTOR 22K 5% .25W FC TC=-400/+800 | 2848D 01121 | 1810-0121 C82235 |
| 014 01/ 018 019 023 | 1820-1215 1820-1209 1820-1195 1820-1209 1820-0207 | 1 8 4 | IL-DIGITAL SN74LS136N TTL LS QUAU 2 IC-DIGITAL SN74LS38N TTL LS QUAU 2 NANO IC-OLGITAL SN74LS175N TTL LS QUAU IC-OIGITAL SN74LS38N TTL LS QUAU 2 NAND IC-OIGITAL 9601PC TTL MUNUSTBL | 01295 01295 01295 01295 01295 07263 | SN74L SL36N SN74L S38N SN74L SL75N SN74L S38N 96U1PC |
| U24 U25 U26 U27 U28 | 1820-1201 1820-1209 1820-1212 1820-1211 1820-1195 | 1 1 | IC-DIGITAL SN74LSOBN TTL LS QUAD 2 ANO IC-OIGITAL SN74LS3BN TTL LS QUAD 2 NANU IC-DIGITAL SN74LS112N TTL LS QUAL IC-OIGITAL SN74LS86N TTL LS QUAD IC-DIGITAL SN74LS175N TTL LS QUAD | 01295 01295 01295 01295 01295 | SN 74L SO 8N SN 74L S3 8N SN 74L S1 12N SN 74L S8 6N SN 74L S1 75N |
| U29 U34 U35 U36 U37 | 1820-1209 1820-1216 1820-1204 1820-1199 1820-1056 | 1 1 1 | IC-OIGITAL SN74LS38N TTL LS QUAD 2 NANO IC-OIGITAL SN74LS138N TTL LS 3 IC-OIGITAL SN74LS2ON TTL LS QUAL 4 NANO IC-OIGITAL SN74LS04N TTL LS HEX 1 IC-OIGITAL SN74I32N TTL QUAO 2 NANO | 01295 01295 01295 01295 01295 | SN74L S3 BN SN74L S1 3 BN SN74L S2 ON SN74L S2 ON SN74L 32 N |
| บ36 บ39 บ48 บ49 บ58 | 1820-1209 1820-1195 1820-1209 1820-1195 1820-1209 | | IC-DIGITAL SN74LS38N TIL LS QUAD 2 NANO IC-DIGITAL SN74LS175N TIL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TIL LS QUAD 2 NAND IC-DIGITAL SN74LS175N ITL LS QUAD 2 NANO IC-DIGITAL SN74LS38N TIL LS QUAD 2 NANO | 01295 01295 01295 01295 01295 | SN74L538N SN74L5175N SN74L538N SN74L538N SN74L538N |
| U59 | 1820-1209 | | IC-DIGITAL SN74LS38N TTL LS QUAU 2 NANO | 01295 | SN74L5J8N |
| M.T. | 1200-0482 1200-0482 | 2 | SUCKET-IC 16-CONT OIP-SLOR SUCKET-IC 16-CONT DIP-SLOR | 91506 91506 | 516-AG110 516-AG110 |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |



Terminal Duplex Register PCA Schematic Diagram
APR-14-78 13255-91031

